by Nitin Srimal (Author)
The book is intended to provide readers with a quick start guide to Verilog language. Verilog has become the de-facto standard in hardware description languages (HDLs). The book is designed as a learning workshop and includes numerous excercises, examples and labs. On completion, the readers shall have a working knowledge of the Verilog language. The readers shall be able to read and write verilog RTL level models. The readers shall understand how to write synthesizable code. The readers shall get familiar with creation and use of test benches.
Number of Pages: 124
Dimensions: 0.26 x 11 x 8.5 IN
Publication Date: May 16, 2020